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Abstract In this paper, the input-parallel output-parallel 
(IPOP) three-level (TL) DC/DC converters associated with the 
interleaving control strategy are proposed for minimizing and 
balancing the capacitor ripple currents. The proposed converters 
consist of two four-switch half-bridge three-level (HBTL) DC/DC 
converters featuring with simple and compact circuit structures, 
which can reduce the current stresses of the components and 
increase the power rating of the converter. The combination of 
the proposed IPOP TL circuit structure and the interleaving 
control strategy can greatly reduce the ripple currents on the two 
input capacitor not only by doubling the frequencies of these 
ripple currents as the universal benefit of utilizing the 
interleaving control strategy but also by counteracting part of 
these ripple currents due to the operation principle of the 
proposed IPOP TL circuit structure. More importantly, the 
ripple current imbalance among the two input capacitors can be 
eliminated by combining the proposed IPOP TL converters and 
the interleaving control strategy, which can improve the 
 reliability in balancing the thermal stresses and 
lifetimes of the two input capacitors. The theoretical analysis of 
the ripple currents on the two input capacitors is presented in 
detail. Finally, the simulation and experimental results are 
presented to verify the proposed converters with the interleaving 
control strategy. 
 
Index Terms Input-parallel output-parallel (IPOP), ripple 
currents on input capacitors, three-level (TL) DC/DC converter. 
 
I. INTRODUCTION 
C distribution systems and DC micro-grids have been 
proposed as promising solutions for future smart-grid 
systems because of their clear merits, such as no reactive 
power, no frequency stability, high conversion efficiency, and 
easy system control [1-6]. Furthermore, DC data centers and 
residential systems have been increasingly developed recently 
[7], [8]. The performance of DC systems highly depends on 
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DC/DC converters, which are responsible for delivering power 
and changing voltage levels among DC systems. Generally, a 
reasonable higher DC voltage is preferred for the DC 
distribution systems and micro-grids to reduce the power 
losses and increase the power capability. Therefore, research 
on the high voltage and high power DC/DC converters with 
high performance and high reliability attracts attention [9-11]. 
The three-level (TL) DC/DC converter is attractive for DC 
distribution systems with the high DC bus voltage [12-14]. So 
far, a number of studies have been done on TL based DC/DC 
converters [15-30]. In [16], a zero-voltage and zero-current 
switching half-bridge three-level (HBTL) DC/DC converter 
was proposed, in which a flying capacitor in the primary side 
was added to make the phase-shift control strategy applied 
into TL DC/DC converter. Based on [16], an auxiliary circuit 
was added in the secondary side to reduce the circulating 
current for improving the efficiency [17]. In [18], a new zero-
voltage switching (ZVS) four-switch HBTL DC/DC converter 
was proposed, which featured with simple and compact circuit 
structure by adding one additional wire between the mid-
points of the input capacitors and switching pairs but 
removing two clamped diodes. In [19], a FB DC/DC converter 
combined by a HBTL DC/DC converter and a HB two-level 
DC/DC converter was proposed for high power applications. 
Two kinds of control strategies for an isolated FB TL DC/DC 
converter were presented in [20] and [21], respectively, in 
which a double phase-shift control strategy was proposed to 
achieve soft switching in FB TL converter and a novel 
modulation strategy was proposed for reducing the voltage 
stress on the transformer and balancing the voltage of two 
input capacitors. Recently, hybrid TL DC/DC converters, 
which combined two or more topologies by sharing some 
switches, have been presented to improve the efficiency or 
minimize the size of the filter inductor [22-26]. Two TL 
DC/DC converters, which were hybrid with LLC converter 
and half-bridge converter, were presented in [27] and [28] to 
reduce the circulating current and extend ZVS range. In 
addition, a secondary-side phase-shift-controlled ZVS DC/DC 
converter with wide voltage gain was proposed in [29], which 
not only can reduce the switching losses by realizing ZVS but 
also can minimize the conduction losses by suppressing the 
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circulating current at the freewheeling stage. 
The above studies mainly focus on the topics about soft 
switching techniques, power density and the efficiency of the 
converter. Unfortunately, few studies pay attentions on the 
ripple currents on the input capacitors in the TL based DC/DC 
converters, which affect the reliability of the converter [31], 
[32]. In reference [18], it is analyzed that two ripple currents 
among the two input capacitors in the four-switch HBTL 
DC/DC converter are balanced based on the assumption that 
the input power supply is regarded as an ideal voltage source, 
which means that the input current can change abruptly along 
with the switching actions. However, in the real applications, 
the abrupt changes of the input current in the switching period 
are impractical due to the effect from the output inductance of 
the input power supply and the inductance of the input line on 
the input current, which would result in the ripple current 
imbalance among the two input capacitors. 
In addition, the four-switch HBTL DC/DC converter is a 
half-bridge topology, which is not suitable for the high power 
applications comparing with the full-bridge topology. 
Connecting modular converters with input-parallel and output-
parallel (IPOP) is an efficient and reliable method to increase 
the power rating of the converters for high power applications 
[33-36]. Reference [35] proposed a parallel inductive power 
transfer topology to achieve high output power. In [36], a 
common-duty-ratio scheme based interleaving control strategy 
was proposed, which can share the input and output currents 
among the two modules automatically. 
In this paper, the IPOP TL DC/DC converters associated 
with the interleaving control strategy are proposed to 
minimize and balance the ripple currents through the two input 
capacitors. The proposed converters are composed of two 
four-switch HB TL DC/DC converters featuring with simple 
and compact circuit structure, which can reduce the current 
stresses of the power switches, the transformers, and the 
output filters. The combination of the proposed IPOP TL 
circuit structure and the interleaving control strategy not only 
can double the frequencies of these ripple currents as the 
universal benefit of using the interleaving control strategy, but 
also can counteract part of these ripple currents due to the 
operation principle of the proposed circuit structure, which 
thus can largely reduce the ripple currents on the two input 
capacitors. What is more, the ripple currents through the two 
input capacitors can be kept almost the same by combining the 
proposed converters and the interleaving control strategy. 
Consequently, the proposed converters with the interleaving 
control strategy can minimize  
balance the thermal stresses, prolong the 
e 
performance and reliability. 
This paper is organized as follows. Section II introduces the 
circuit structure of the proposed converters and analyzes the 
operation principle of the proposed converters in detail. 
Section III analyzes the performances of the proposed 
converters with the interleaving control strategy, especially for 
the capacitor ripple currents, and compares some of these 
performances with that without the interleaving control 
strategy. Section IV presents the simulation and experimental 
results to verify the effectiveness and feasibility of the 
proposed converters associated with the interleaving control 
strategy. Finally, the main contributions of this paper are 
summarized in Section V. 
II. CIRCUIT STRUCTURE AND OPERATION PRINCIPLE 
Fig. 1 shows the circuit structure of the proposed IPOP TL 
DC/DC converters, which is composed of two four-switch HB 
TL DC/DC converters namely module-1 and module-2. There 
are two sharing input capacitors C1 and C2 used to split the 
input voltage Vin into two voltages V1 and V2 and one sharing 
output filter capacitor Co as shown in Fig. 1. In the module-1, 
S1-S4 and D1-D4 are power switches and diodes; Tr1 is the high 
frequency transformer; Lr1 is the leakage inductance of Tr1; Cb1 
is the DC-blocking capacitor; Dr1-Dr4 are output rectifier 
diodes; Lo1 is the output filter inductor. The circuit structure of 
the module-2 is the same as that of the module-1, in which S5-
S8 and D5-D8 are power switches and diodes; Tr2 is the high 
frequency transformer; Lr2 is the leakage inductance of Tr2; Cb2 
is the DC-blocking capacitor; Dr5-Dr8 are output rectifier 
diodes; Lo2 is the output filter inductor. In Fig. 1, iin is the 
input current; ic1 and ic2 are currents on C1 and C2, 
respectively; ip1 and ip2 are primary currents of Tr1 and Tr2; iLo1 
and iLo2 are currents through Lo1 and Lo2; Vcb1 and Vcb2 are 
voltages on Cb1 and Cb2; io and Vo are the output current and 
output voltage; Vab is the voltage between point a and b; Vcd is 
the voltage between point c and d; n1 and n2 are turns ratios of 
Tr1 and Tr2. 
 
Fig. 1.  Circuit structure of the proposed IPOP TL DC/DC converters. 
 
Before discussing the operation principle of the proposed 
converters, some assumptions are made as below: 
1) The output filter inductors Lo1 and Lo2 are the same and 
large enough to be considered as the current sources; 2) The 
switches S1-S8 are ideal, which means the effects of the switch 
parasitic capacitors are neglected; 3) C1, C2, Cb1, and Cb2 are 
large enough to be considered as voltage sources and C1 = C2 
= Cin, Cb1 = Cb2 = Cb, V1 = V2 = Vin/2, Vcb1 = Vcb2 = Vcb = Vin/2; 
4) The parameters of the two transformers Tr1 and Tr2 are 
identical, having the same turns ratios n1 = n2 = n and the same 
leakage inductances Lr1 = Lr2 = Lr; 5) The input current iin is 
considered as a constant in the switching period due to the 
effect from the output inductance of the input power supply 
and inductance of the input line on the input current. 
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Fig. 2(a) and (b) show the operation principle of the 
proposed converters without and with the interleaving control 
strategy, respectively. In Fig. 2, drv1-drv8 are eight driving 
signals of the power switches S1-S8, d1-d2 are duty ratios in one 
switching period, Ts is the time of one switching period, and 
(S1, S2), (S3, S4), (S5, S6), and (S7, S8) are complementary 
switch pairs. Without the interleaving control strategy, (S1, S5), 
(S2, S6), (S3, S7), and (S4, S8) are switch pairs having the same 
driving signal as shown in Fig. 2(a). Contrarily, (S1, S7), (S2, 
S8), (S3, S5), and (S4, S6) are switch pairs having the same 
driving signal with the interleaving control strategy as shown 
in Fig. 2(b). In Fig. 2, the output voltages with and without the 
interleaving control strategy are both adjusted by changing the 
duty ratio d1, and d2 = 1-d1 if neglecting the dead-time. As 
plotted by red color in Fig. 2(a), the ripple currents among the 
two input capacitors are imbalance when the proposed 
converters operate without the interleaving control strategy. 
Contrarily, with the interleaving control strategy, the ripple 
currents ic1 and ic2 are kept the same and much smaller than 
that without the interleaving control strategy as figured by red 
color in Fig. 2(b). One thing that needs to be mentioned is that 
the ripple current ic1 without the interleaving control strategy 
during some time periods, as highlighted in Fig. 2(a), would 
be greatly reduced after utilizing the interleaving control 
strategy as highlighted in Fig. 2(b) because part of the ripple 
current ic1 can be counteracted during these time periods, 
which will be explained in detail below. 
 
(a) 
 
(b) 
Fig. 2.  Switching signals and main operation waveforms. (a) Without the 
interleaving control strategy. (b) With the interleaving control strategy. 
 
Fig. 3 shows the equivalent circuits to explain the operation 
principle of the proposed converters associated with the 
interleaving control strategy shown in Fig. 2(b). 
Stage 1 [t0-t1]: At t0, switches S2 and S8 are turned off. Vab 
increases to Vin/2 and Vcd decreases to Vin/2. The currents ip1 
and ip2 would only freewheel through D1, S5, Lr2, Tr2, Cb2, D7, 
S3, Cb1, Tr1, and Lr1 but not flow through C1, which means the 
ip1 through C1 and ip2 through C1 counteract each other, as 
highlighted in Fig. 2(b). Therefore, during this stage, ic1 and ic2 
are the same, which are both -iin. 
Stage 2 [t1-t2]: At t1, switches S1 and S7 are turned on at 
zero-voltage. The currents ip1 and ip2 would freewheel through 
S1, S5, Lr2, Tr2, Cb2, S7, S3, Cb1, Tr1, and Lr1, which means the ip1 
through C1 and ip2 through C1 still counteract each other, as 
highlighted in Fig. 2(b). Therefore, these switching actions 
have no effect on ic1 and ic2 whose values maintain -iin. 
Stage 3 [t2-t3]: At t2, the switches S3 and S5 are turned off. 
The current ip1 would freewheel through S1, C1, C2, and D4. Vab 
increases to Vin, therefore ip1 starts to increase linearly. The 
current ip2 would freewheel through S7 and D6. Vcd decreases 
to 0 V, therefore ip2 begins to decrease linearly. The 
expressions of ip1 and ip2 are 
1 2( )2 2
o in
p
r
i V
i t t
n L
                         (1) 
2 2( )2 2
o in
p
r
i V
i t t
n L
                         (2) 
The currents ic1 and ic2 change to -(|iin|+|ip1|) from -iin and 
start to increase. During this stage, output rectifier diodes Dr1-
Dr4 and Dr5-Dr8 turn on simultaneously, therefore there is no 
power transferring from the input power and Cb1 to the output. 
Stage 4 [t3-t4]: At t3, switches S4 and S6 are turned on at 
zero-voltage. The current ip1 would freewheel through S1, C1, 
C2, and S4. The voltage of Vab remains Vin. The current ip2 
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would freewheel through S7 and S6. The voltage of Vcd still 
equals to 0 V. During this stage, ic1 and ic2 are still increasing 
and their absolute values stay at |iin|+|ip1|. 
Stage 5 [t4-t5]: At t4, ip1 increases to 0 A and ip2 decreases to 
0 A, then current directions of ip1 and ip2 begin to change, the 
absolute value of ic1 and ic2 change to |iin|-|ip1|. 
Stage 6 [t5-t6]: At t5, the currents ic1 and ic2 increase to 0 A, 
then the current directions of ic1 and ic2 begin to change, the 
absolute value of ic1 and ic2 change to |ip1|-|iin|. 
Stage 7 [t6-t7]: At t6, the current ip1 reaches to io/2n, and then 
the input power begins to be transferred to output through Tr1, 
Dr1, and Dr4. The current ip2 decreases to -io/2n, and then the 
power from Cb2 begins to transfer to output through Tr2, Dr6, 
and Dr7. ip1 and ip2 are kept at io/2n and -io/2n. During this 
period, the absolute value of ic1 and ic2 remain |ip1|-|iin|. 
The analysis of the second half switching period [t7-t14] is 
similar to the first half period [t0-t7], which is not repeated 
here. At t14, the following operation in next period starts, 
which is the same as the first switching period. 
Based on the above operation principle analysis about the 
combination of the proposed IPOP TL converters and the 
interleaving control strategy, it can be concluded that: 1) the 
frequencies of ic1 and ic2 are twice of the switching frequency 
because of utilizing the interleaving control strategy, which 
can reduce the currents on the two input capacitors ic1 and ic2; 
2) part of the ripple current ic1 can be counteracted as 
highlighted time periods in Fig. 2(b) because the primary 
currents of the two modules ip1 and ip2 flowing through the 
input capacitor C1 would counteract each other during these 
highlighted time periods, which is illustrated in the above 
principle analysis of Stage 1 and Stage 2; 3) based on the 
benefits of (1) and (2), the ripple currents ic1 and ic2 can be 
largely reduced and kept the same. 
      
                                                           (a)                                                                                                                  (b) 
      
                                                           (c)                                                                                                                 (d) 
      
                                                          (e)                                                                                                                   (f) 
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(g) 
Fig. 3.  Equivalent circuits with the interleaving control strategy. (a) [t0-t1]. (b) [t1-t2]. (c) [t2-t3]. (d) [t3-t4]. (e) [t4-t5]. (f) [t5-t6]. (g) [t6-t7]. 
 
III. PERFORMANCES OF THE PROPOSED CONVERTERS 
In this section, the performances of the proposed converters 
associated with the interleaving control strategy are analyzed 
in detail. 
A. Voltages and Currents of Power Switches 
Due to the TL structure, all the power switches of the 
proposed IPOP TL converters only need to withstand half of 
the input voltage (Vin/2) in the steady operation. In addition, 
the currents ip1 and ip2 would flow through the power switches 
in the proposed converters, so the theoretical maximum 
current of the power switches is io/2n in the steady operation. 
B. Output Characteristic 
The voltages on the two DC-blocking capacitors in the 
steady operations are 
1 2 2
in
cb cb cb
VV V V                              (3) 
If temporarily neglect the duty ratio loss, the output voltage 
Vo is 
1 1
1 ( )o in cb cbV V V d V dn
                   (4) 
Substituting (4) into (3), the output voltage Vo can be 
rewritten as 
1
in
o
V
V d
n
                                   (5) 
According to Fig. 2(b), the duty cycle losses in one 
switching period can be described as 
6 2
1 2
4
2 ( ) r oloss loss loss
s in s
t t L i
d d d
T n V T
        (6) 
where dloss1 and dloss2 are the duty cycle losses of the two four-
switch HBTL converters. 
If considering the effect of duty cycle loss on the output 
voltage, Vo can be further calculated as (7) based on (5) and 
(6). 
1 1
2( ) ( )
2
in loss in r o
o
in s
V d V L iV d d
n n n V T
             (7) 
C. Ripple Voltages on DC-blocking Capacitors 
According to Fig. 2(b), if neglecting the effect of the duty 
cycle loss, both Cb1 and Cb2 are charged in Ts/2 and discharged 
in Ts/2 by the current io/2n. Therefore, the ripple voltages on 
Cb1 and Cb2 can be calculated by 
1 2
2 2
4
o s
o s
cb cb
b b
i T
i TnV V
C n C
                    (8) 
Vcb1 Vcb2 are the ripple voltages on Cb1 and Cb2, 
respectively. 
D. Ripple Currents on Two Input Capacitors 
According to the analysis in the Section II, ic1 and ic2 in a 
half switching period, as shown in Fig. 2(b), can be expressed 
as 
0 2
1 2
1 2 7
in
c c
p in
i t t t
i i
i i t t t
                (9) 
The currents ip1 and ip2 are opposite as shown in Fig. 2(b), 
whose expressions in a half switching period can be given by 
0 2
1 2 2 2 6
6 7
2
( )
2 2
2
o
o in
p p
r
o
i
t t t
n
i V
i i t t t t t
n L
i t t t
n
  (10) 
Substituting (10) into (9), ic1 and ic2 in half switching period 
can be rewritten by 
0 2
1 2 2 2 6
6 7
( )
2 2
2
in
in o
c c in
r
o
in
i t t t
V ii i t t i t t t
L n
i i t t t
n
  (11) 
The time intervals [t2-t6] and [t9-t13] are the same as shown 
in Fig. 2(b), which can be obtained by 
6 2 13 9
2 r o
in
L it t t t
n V
                           (12) 
According to (11) and (12), the root mean square (RMS) 
values of ic1 and ic2 with the interleaving control strategy 
namely ic1_rms_II and ic2_rms_II can be calculated by (13), which is 
listed in the Table I. 
Similar to the above analysis, the RMS values of ic1 and ic2 
without the interleaving control strategy as shown in Fig. 2(a) 
namely ic1_rms_I and ic2_rms_I can be calculated by (14) and (15), 
which are listed in the Table I. 
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Based on (14) and (15), the difference between ic1_rms_I and 
ic2_rms_I ic_rms_I can be calculated by (16), which is 
also listed in the Table I. 
2 2 3
2 1 1
1_ _ 2 _ _ 2 2 3
4 2 2
2 3
o r in o in o r o
c rms II c rms II in
in s in s
i d L i i i i d L ii i i
nn n V T n V T
                             (13) 
2 2 3
2 2 1
1_ _ 2 2 3
4 2 4
3
o r in o in o r o
c rms I in
in s in s
i d L i i i i d L i
i i
nn n V T n V T
                               (14) 
2 2 3
2 1 1
2 _ _ 2 2 3
4 2 4
3
o r in o in o r o
c rms I in
in s in s
i d L i i i i d L i
i i
nn n V T n V T
                                (15) 
2
2 1
_ _ 1_ _ 2 _ _ 2
1_ _ 2 _ _
o
c rms I c rms I c rms I
c rms I c rms I
i d d
i i i
n i i
                                         (16) 
 
Table I shows that: First, the RMS values of ic1 and ic2 with 
the interleaving control strategy are smaller than that without 
the interleaving control strategy because: 1) the second items 
in the formulas of ic1_rms_II and ic2_rms_II are half of that in the 
formula of ic2_rms_I; and 2) the value of Lr is small so that its 
effect on the fifth items in the formulas of ic1_rms_I, ic2_rms_I, 
ic1_rms_II, and ic2_rms_II can be negligible normally. Second, 
ic1_rms_I and ic2_rms_I are different and ic1_rms_I is bigger than 
ic2_rms_I because d2 is bigger than d1 in normal operations, but 
ic1_rms_II and ic2_rms_II are the same, which means the ripple 
current imbalance among the two input capacitors is 
eliminated by combining the proposed IPOP TL circuit 
structure and the interleaving control strategy. The operational 
principle and main operation waveforms without the 
interleaving control strategy in the proposed converters are 
similar to that in the four-switch HBTL DC/DC converter, 
which means that the ripple current imbalance issue also exists 
in the four-switch HBTL DC/DC converter. 
TABLE I 
THEORETICAL CALCULATION FORMULAS OF RMS VALUES OF ic1 AND ic2 
Control Strategy RMS Value Theoretical Calculation Formula 
Without the interleaving 
control strategy 
ic1_rms_I 
2 2 3
2 2 1
2 2 3
4 2 4
3
o r in o in o r o
in
s in sin
i d L i i i i d L i
i
nn n V T n V T
 
ic2_rms_I 
2 2 3
2 1 1
2 2 3
4 2 4
3
o r in o in o r o
in
s in sin
i d L i i i i d L i
i
nn n V T n V T
 
ic_rms_I 
2
2 1
2
1_ _ 2_ _
o
c rms I c rms I
i d d
n i i
 
With the interleaving 
control strategy ic1_rms_II, ic2_rms_II 
 
2 2 3
2 1 1
2 2 3
4 2 2
2 3
o r in o in o r o
in
s in sin
i d L i i i i d L i
i
nn n V T n V T
 
 
Through applying the circuit parameters in the Appendix 
into the theoretical calculation formulas in the Table I, the 
theoretical calculation results about the RMS values of ic1 and 
ic2 with various input voltages and output power are shown in 
Fig. 4, where the output voltage is 50 V. 
 
Fig. 4.  RMS values of ic1 and ic2 with various input voltages and output 
power. 
Fig. 4 shows that: 1) the RMS values of ic1 and ic2 without 
the interleaving control strategy are different and the RMS 
value of ic1 is bigger than that of ic2, but the RMS values of ic1 
and ic2 with the interleaving control strategy are the same; 2) 
the RMS values of ic1 and ic2 with the interleaving control 
strategy are much smaller than that without the interleaving 
control strategy. From Fig. 4, it can be also observed that: 1) 
the difference between the RMS values of ic1 and ic2 without 
ic_rms_I) increases with the 
output power increasing; 2) the difference between the RMS 
values of ic1 and ic2 without the interleaving control strategy 
increases with the input voltage increasing since the RMS 
value of ic2 decreases but the RMS value of ic1 increases with 
the input voltage increasing; 3) the RMS values of ic1 and ic2 
with the interleaving control strategy have very small changes 
with the input voltage increasing because the combination of 
the proposed IPOP TL converters and the interleaving control 
strategy can counteract part of these ripple currents. In Fig. 4, 
ic1, ic2 (Vin = 550 V )
ic1 (Vin = 450 V )
ic1 (Vin = 500 V )
ic1 (Vin = 550 V )
ic2 (Vin = 450 V )
ic2 (Vin = 500 V )
ic2 (Vin = 550 V )
ic1, ic2 (Vin = 450 V )
ic1, ic2 (Vin = 500 V )
Output Power (W)
Input Voltage Increase
Input Voltage Increase
Input Voltage Increase
With Interleaving Control
Without Interleaving Control
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the difference between the RMS values of ic1 and ic2 without 
ic_rms_I) reaches 2.2 A when 
the input voltage increases to 550 V and the output power 
increases to 1-kW. 
E. Ripple Voltages on Two Input Capacitors 
According to Fig. 2(b) and (9), the currents ic1 and ic2 can be 
further expressed as 
0 2
2 2 5
1 2
5 5 6
6 7
( )
2 2
( )
2
2
in
in o
in
r
c c in
r
o
in
i t t t
V it t i t t t
L n
i i V
t t t t t
L
i
i t t t
n
  (17) 
The input capacitors C1 and C2 are discharged in the time 
period [t0-t5] and charged in the time period [t5-t7] as shown in 
Fig. 2(b). These time intervals in Fig. 2(b) can be obtained by 
2 1
2 0
5 2
6 5
7 6 1
2
2
2
2
s
r o r in
in in
r o r in
in in
r o
s
in
d dt t T
L i L it t
n V V
L i L it t
n V V
L it t d T
n V
                   (18) 
Based on V1_II V2_II 
on the input capacitors C1 and C2, respectively, with the 
interleaving control strategy can be calculated by (19) in the 
steady operations. 
Similar to the above analysis, the V1_I and 
V2_I on the input capacitors C1 and C2, respectively, without 
the interleaving control strategy can be calculated by (20) and 
(21) in the steady operations. 
2 2
2 1
2
1_ 2 _
( )
2 4
r o r in o r in
in s
in inin
II II
in
L i L i i L id di T
n V Vn VV V
C
                                      (19) 
2 2
2 1 2
1_
1
( ) ( )
2 22
o r o r in o r in
in s
in inin
I
i L i L i i L ii d d T
n n V Vn VV
C
                                   (20) 
2 2
2 2
2_
2
22
r o r in o r in
in s
in inin
I
L i L i i L ii d T
n V Vn VV
C
                                                (21) 
 
By applying the circuit parameters in the Appendix into 
(19)- V1 V2 
with various output power are illustrated in Fig. 5 under the 
working conditions that the input voltage is 550 V and the 
output voltage is 50 V. 
 
Fig. 5.  Ripple voltages on the two input capacitors C1 and C2 with various 
output power (Vin = 550 V, Vo = 50 V). Note that the average voltages on the 
two input capacitors are both 275 V. 
 
V1 V2 with the interleaving 
V1 V2 without 
the interleaving control strategy, which means that the input 
capacitor size with the interleaving control strategy can be 
minimized because the capacitances of the input capacitors 
with the interleaving control strategy would be much smaller 
than that without the interleaving control strategy if the 
requirements of the ripple voltages on the input capacitors are 
V1 V2 without the interleaving control 
V1 V2 V1 and 
V2 with the interleaving control strategy are the same; 3) 
V1 
V2 without the interleaving control strategy becomes 
larger. 
IV. SIMULATION AND EXPERIMENTAL VERIFICATION 
A. Simulation Verification 
In order to validate the effectiveness and feasibility of the 
proposed IPOP TL converters associated with the interleaving 
control strategy, a simulation model is built in PLECS, whose 
circuit parameters are listed in the Appendix. In the 
simulation, the input voltage is 550 V, the output voltage is 50 
V, and the output power is 1-kW. 
Fig. 6 shows the simulation results, in which it can be seen 
that the frequencies of ic1 and ic2 with the interleaving control 
strategy are twice of that without the interleaving control 
strategy. In addition, ic1 and ic2 are different without the 
interleaving control strategy, whose RMS values are 5.8 A and 
3.2 A respectively, as shown in Fig. 6(a). On the contrary, 
after utilizing the interleaving control strategy, ic1 and ic2 
become the same and their RMS values reduce to both 1.76 A 
V1
V2
V1, V2
Without Interleaving Control
With Interleaving Control
Output Power (W)
0.182
0.364
0.546
0.728
0.91
1.09
1.274
0
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as shown in Fig. 6(b). In summary, the simulation results 
verify that the ripple currents on C1 and C2 are greatly reduced 
and effectively balanced due to the combination of the 
proposed IPOP TL circuit structure and the interleaving 
control strategy. 
 
(a) 
 
(b) 
Fig. 6.  Simulation results. (a) Without the interleaving control strategy. (b) 
With the interleaving control strategy. 
B. Experimental Verification 
A 1-kW 50 kHz prototype is established to verify the above 
theoretical analysis. The circuit specifications of the prototype 
are listed in the Appendix. The input voltage is 450 V ~ 550 
V, and the output voltage is 50 V. The transformer turns ratios 
of Tr1 and Tr2 are both 38:13. In the built prototype, 
SPW47N60C3 is adopted as the primary power switches and 
MBR20200CTG is selected for the output rectifier diodes. Fig. 
7 presents the built prototype used for the test. 
 
Fig. 7.  1-kW prototype of the proposed IPOP TL DC/DC converters. 
 
Figs. 8 - 11 show the performances of the established 
prototype under the two operation conditions. Figs. 8 and 9 
show the performances of the established prototype under the 
operation condition that the input voltage Vin is 550 V, the 
output voltage Vo is 50 V, and the output power is 500 W. 
Figs. 8(a) and (b) show the currents ip1, ip2 and voltages Vin, Vo 
without and with the interleaving control strategy, 
respectively. In Fig. 8, ip1 and ip2 are almost the same without 
the interleaving control strategy, but ip1 and ip2 are opposite 
with the interleaving control strategy. In Fig. 9(a), ic1 and ic2 
are different without the interleaving control strategy, whose 
RMS values are 3.2 A and 1.68 A respectively, so the 
difference between them are 1.52 A. Contrarily, ic1 and ic2 are 
almost the same with the interleaving control strategy and 
their RMS values decrease to 0.978 A and 0.971 A, 
respectively, as shown in Fig. 9(b). 
 
(a) 
 
(b) 
Fig. 8.  Experimental results including Vin, Vo, ip1, and ip2 under 500 W. (a) 
Without the interleaving control strategy. (b) With the interleaving control 
strategy. 
 
t (20us/div)
Vin (V)
ic1 (A)
ic2 (A)
ip1 (A)
ip2 (A)
Vo (V)
I = 17.7
I = 16.45
Rms Value = 5.8
Rms Value = 3.2
t (20us/div)
Vin (V)
ic1 (A)
ic2 (A)
ip1 (A)
ip2 (A)
Vo (V)
I = 8
I = 8
Rms Value = 1.76
Rms Value = 1.76 Vin
Vo
ip1
ip2
Vin
Vo
ip1
ip2
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(a) 
 
(b) 
Fig. 9.  Experimental results including Vab, Vcd, ic1, and ic2 under 500 W. (a) 
Without the interleaving control strategy. (b) With the interleaving control 
strategy. 
 
Figs. 10 and 11 show the performances of the established 
prototype under the operation condition that the input voltage 
Vin is 550 V, the output voltage Vo is 50 V, and the output 
power is 1-kW. Without the interleaving control strategy, the 
RMS values of ic1 and ic2 are 5.6 A and 3.19 A as shown in 
Fig. 11(a), so the difference between them is 2.41 A. With the 
interleaving control strategy, ic1 and ic2 become almost the 
same and their RMS values reduce to 1.69 A and 1.68 A, 
respectively, as shown in Fig. 11(b). 
 
(a) 
 
(b) 
Fig. 10.  Experimental results including Vin, Vo, ip1, and ip2 under 1-kW. (a) 
Without the interleaving control strategy. (b) With the interleaving control 
strategy. 
 
 
(a) 
 
(b) 
Fig. 11.  Experimental results including Vab, Vcd, ic1, and ic2 under 1-kW. (a) 
Without the interleaving control strategy. (b) With the interleaving control 
strategy. 
 
Based on the experimental results in Figs. 9 and 11, it can 
be observed that: 1) the frequencies of ic1 and ic2 with the 
interleaving control strategy are twice of that without the 
interleaving control strategy, which is the universal benefit of 
using the interleaving control strategy; 2) through comparing 
between the results with and without the interleaving control 
strategy as highlighted in Figs. 9 and 11, part of the ripple 
current ic1 can be counteracted during some time periods due 
to combining the proposed circuit structure and interleaving 
control strategy as highlighted in Figs. 9(b) and 11(b), which 
is consistent with the operation principle analysis in the 
Section II; 3) due to the benefits of (1) and (2), the ripple 
currents on the two input capacitor can be largely reduced and 
kept almost the same. 
Fig. 12 shows the theoretical calculation and experimental 
results about the RMS values of ic1 and ic2 with various input 
voltages under the working conditions that the output voltage 
is 50 V and the output power is 1-kW. From Fig. 12, it can be 
observed that: 1) the RMS values of ic1 and ic2 with the 
interleaving control strategy are much smaller than that 
without the interleaving control strategy; 2) the RMS values of 
ic1 and ic2 without the interleaving control strategy are 
different, contrarily the RMS values of ic1 and ic2 become 
almost the same by utilizing the interleaving control strategy; 
3) without the interleaving control strategy, the RMS value of 
ic1 increases and the RMS value of ic2 decreases with the input 
voltage increasing, so the difference between these two RMS 
values would increase with the input voltage increasing. 
Contrarily, with the interleaving control strategy, the RMS 
values of ic1 and ic2 are kept almost same and constant with the 
Vab
ic1
ic2
Vcd
11.6
8.4
Vab
ic1
ic2
Vcd
5.25.2
Counteracting Areas
Vin
Vo
ip1
ip2
Vin
Vo
ip1
ip2
Vab
ic1
ic2
Vcd
22.8
18
Vab
ic1
ic2
Vcd
10.2 10.2
Counteracting Areas
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input voltage increasing because combining the proposed 
IPOP TL circuit structure and the interleaving control strategy 
can counteract part of the ripple currents on the two input 
capacitors; 4) the variation trends of the RMS values of ic1 and 
ic2 with the input voltage increasing are consistent with the 
theoretical analysis in the Section III-D; 5) the deviations 
between the experimental results and theoretical calculation 
results are very small, in which the biggest deviation is 0.29 A 
when the input voltage increases to 550 V. Such deviations are 
mainly caused by: 1) the output filter inductors are not large 
enough to be considered as current sources; 2) the input 
current cannot be considered as a constant; 3) there are minor 
differences between the circuit parameters of the two HB TL 
DC/DC converters; 4) there are some measurement errors 
especially for the small value measuring. 
 
Fig. 12.  RMS values of ic1 and ic2 with various input voltages under 1-kW. 
through experiments and theoretical calculation, respectively. 
 
The measured efficiency curves with respect to various 
input voltages are figured in Fig. 13. The peak efficiency with 
the interleaving control strategy is over 95%. By utilizing the 
interleaving control strategy, the ripple currents through the 
input capacitors can be largely reduced as shown in Fig. 2, 
which would reduce the power losses of the input capacitors 
and thus improve the efficiency of the converters in 
comparison with that without the interleaving control strategy 
as shown in Fig. 13. 
 
Fig. 13.  Measured efficiency curves with various input voltages. 
V. CONCLUSION 
This paper proposes the IPOP TL DC/DC converters, which 
are composed of the two four-switch HB TL DC/DC 
converters featuring with simple and compact circuit structure 
and associated with the interleaving control strategy, for 
minimizing and balancing the capacitor ripple currents. Due to 
the combination of the proposed IPOP TL circuit structure and 
the interleaving control strategy, the ripple currents on the two 
input capacitors can be largely reduced not only by doubling 
the frequencies of these ripple currents as the universal benefit 
of using the interleaving control strategy but also by 
counteracting part of these ripple currents because of the 
operation principle of the proposed converters. In addition, the 
ripple current imbalance among the two input capacitors can 
be effectively eliminated by combining the proposed IPOP TL 
circuit structure and the interleaving control strategy. 
Therefore, the proposed converters with the interleaving 
performances in aspects of minimizing the size of the input 
capacitors, balancing the thermal stresses of the input 
capacitors, prolonging the lifetime of the input capacitors, and 
improving the reliability of the converter. Finally, the 
effectiveness and feasibility of the proposed IPOP TL 
converters with the interleaving control strategy are validated 
by the extensive theoretical analysis and the results obtained 
from simulation and experiments. 
APPENDIX 
 
TABLE II 
PARAMETERS OF THE SIMULATION MODEL AND 
EXPERIMENTAL PROTOTYPE 
Description Parameter 
Turns Ratios of Tr1 and Tr2 38 : 13 
Leakage Inductances Lr1 and Lr2 (uH) 30 
Output Filter Capacitor Co (uF) 470 
Output Filter Inductors Lo1 and Lo2 (uH) 100 
Input Capacitors C1 and C2 (uF) 14.4 
DC-blocking Capacitors Cb1 and Cb2 (uF) 6 
Switching Frequency (kHz) 50 
Dead Time (ns) 400 
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